Skip to Main Content
Home
  • About
  • People
  • Publications
  • Sponsors
  • Media Center
  • Research
  • Login

About Par Lab

  • Get Involved
  • Come Visit
  • 2009 Short Course on Parallel Programming
  • Seminars
  • Contact
  • Research Projects

David Patterson

  • Professor
  • pattrsn@eecs.berkeley.edu
  • Website: EECS Homepage

  • Address:
    465 Soda Hall

    Additional:
    UC Berkeley

    City:
    Berkeley
    ,
    State:
    Zip Code:
    94720-1776

Advisees

  • Scott Beamer
  • Sarah Bird
  • Henry Cook

Projects

  • Automatic Performance Tuning (Autotuning)
  • Operating Systems and Architecture

Publications

  • 2009, A Case for Machine Learning to Optimize Multicore Performance
  • 2009, RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors
  • 2009, Roofline: an insightful visual performance model for multicore architectures
  • 2008, Stencil Computation Optimization and Autotuning on State-of-the-Art Multicore Architectures
  • 2008, An FPGA Host-Multithreaded Functional Model for Sparc v8
  • 2008, The Parallel Computing Laboratory at U.C. Berkeley: A Research Agenda Based on the Berkeley View
  • 2006, The Landscape of Parallel Computing Research: A View from Berkeley
  • Site Map
  • Accessibility
  • Site Credit
  • Internal
© 2009 The Regents of the University of California. All Rights Reserved.