Implementing the Scale Vector-Thread Processor

TitleImplementing the Scale Vector-Thread Processor
Publication TypeJournal Article
Year of Publication2008
AuthorsKrashinsky, R., Batten C., & Asanović K.
JournalACM Transaction on Design Automation of Electronic Systems (TODAES)
Volume13
Issue41
Date Published07/2008
ISSN1084-4309
Abstract

The Scale vector-thread processor is a complexity-effective solution for embedded computing which flexibly supports both vector and highly multithreaded processing. The 7.1-million transistor chip has 16 decoupled execution clusters, vector load and store units, and a nonblocking 32KB cache. An automated and iterative design and verification flow enabled a performance-, power-, and area-efficient implementation with two person-years of development effort. Scale has a core area of 16.6 mm2 in 180 nm technology, and it consumes 400 mW--1.1 W while running at 260 MHz.

AttachmentSize
Vector-Thread Processor - TODAES '08903.28 KB