

Data-Parallel Programming on Manycore Graphics Processors

Bryan Catanzaro



Universal Parallel Computing Research Center University of California, Berkeley





Overview

- Terminology: Multicore, Manycore, SIMD
- The CUDA Programming model
- Mapping CUDA to Nvidia GPUs
- Experiences with CUDA



Multicore and Manycore






Multicore

Manycore


- Multicore: yoke of oxen
 - □ Each core optimized for executing a single thread
- Manycore: flock of chickens
 - Cores optimized for aggregate throughput, deemphasizing individual performance






Multicore & Manycore, cont.

Specifications	Core i7 960	GTX285
Processing Elements	4 cores, 4 way SIMD @3.2 GHz	30 cores, 8 way SIMD @1.5 GHz
Resident Strands/ Threads (max)	4 cores, 2 threads, 4 way SIMD: 32 strands	30 cores, 32 SIMD vectors, 32 way SIMD: 30720 threads
SP GFLOP/s	102	1080
Memory Bandwidth	25.6 GB/s	159 GB/s
Register File	-	1.875 MB
Local Store	-	480 kB



Core i7 (45nm)




GTX285 (55nm)





What is a core?

- Is a core an ALU?
 - □ ATI: We have 800 streaming processors!!
 - Actually, we have 5 way VLIW * 16 way SIMD * 10 "SIMD cores"
- Is a core a SIMD vector unit?
 - □ Nvidia: We have 240 streaming processors!!
 - Actually, we have 8 way SIMD * 30 "multiprocessors"
 - □ To match ATI, they could count another factor of 2 for dual issue
- In this lecture, we're using core consistent with the CPU world
 - □ Superscalar, VLIW, SIMD, SMT, etc. are part of a core's architecture, not the number of cores










- Single Instruction Multiple Data architectures make use of data parallelism
- SIMD can be area and power efficient
 - □ Amortize control overhead over SIMD width
- Parallelism exposed to programmer & compiler







SIMD: Neglected Parallelism

- It is difficult for a compiler to exploit SIMD
- How do you deal with sparse data & branches?
 - □ Many languages (like C) are difficult to vectorize
 - □ Fortran is somewhat better
- Most common solution:
 - □ Either forget about SIMD
 - Pray the autovectorizer likes you
 - □ Or instantiate intrinsics (assembly language)
 - □ Requires a new code version for every SIMD extension






A Brief History of x86 SIMD







What to do with SIMD?



4 way SIMD (SSE) 16 way SIMD (LRB)

- Neglecting SIMD in the future will be more expensive
 - □ AVX: 8 way SIMD, Larrabee: 16 way SIMD, Nvidia: 32 way SIMD,
 ATI: 64 way SIMD
- This problem composes with thread level parallelism
- We need a programming model which addresses both problems




The CUDA Programming Model


- CUDA is a recent programming model, designed for
 - Manycore architectures
 - ☐ Wide SIMD parallelism
 - Scalability
- CUDA provides:
 - □ A thread abstraction to deal with SIMD
 - Synchronization & data sharing between small groups of threads
- CUDA programs are written in C + extensions
- OpenCL uses very similar programming model, but is HW & SW vendor neutral








- Parallel kernels composed of many threads
 - □ all threads execute the same sequential program



- Threads are grouped into thread blocks
 - □ threads in the same block can cooperate



Threads/blocks have unique IDs



What is a CUDA Thread?

- Independent thread of execution
 - has its own PC, variables (registers), processor state, etc.
 - no implication about how threads are scheduled


- CUDA threads might be physical threads
 - □ as on NVIDIA GPUs
- CUDA threads might be virtual threads
 - □ might pick 1 block = 1 physical thread on multicore CPU



What is a CUDA Thread Block?

- Thread block = virtualized multiprocessor
 - freely choose processors to fit data
 - ☐ freely customize for each kernel launch
- Thread block = a (data) parallel task
 - all blocks in kernel have the same entry point
 - but may execute any code they want
- Thread blocks of kernel must be independent tasks
 - program valid for any interleaving of block executions





Synchronization

Threads within a block may synchronize with barriers

```
... Step 1 ...
__syncthreads();
... Step 2 ...
```

- Blocks coordinate via atomic memory operations
 - e.g., increment shared queue pointer with atomicInc()
- Implicit barrier between dependent kernels

```
vec_minus<<<nblocks, blksize>>>(a, b, c);

vec_dot<<<nblocks, blksize>>>(c, c);
```




Blocks must be independent


- Any possible interleaving of blocks should be valid
 - presumed to run to completion without pre-emption
 - can run in any order
 - □ can run concurrently OR sequentially
- Blocks may coordinate but not synchronize
 - □ shared queue pointer: OK
 - □ shared lock: BAD ... can easily deadlock
- Independence requirement gives scalability



Scalability




Manycore chips exist in a diverse set of configurations



- CUDA allows one binary to target all these chips
- Thread blocks bring scalability!





Hello World: Vector Addition

```
//Compute vector sum C=A+B

//Each thread performs one pairwise addition
__global__ void vecAdd(float* a, float* b, float* c) {
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   c[i] = a[i] + b[i];
}

int main() {
   //Run N/256 blocks of 256 threads each
   vecAdd<<<N/256, 256>>>(d_a, d_b, d_c);
}
```





Flavors of parallelism


- Thread parallelism
 - □ each thread is an independent thread of execution
- Data parallelism
 - across threads in a block
 - across blocks in a kernel
- Task parallelism
 - different blocks are independent
 - □ independent kernels



Memory model











Memory model





Sequential Kernels






Memory model









Using per-block shared memory

Variables shared across block

```
__shared__ int *begin, *end;
```


Scratchpad memory

```
__shared__ int scratch[BLOCKSIZE];
scratch[threadIdx.x] = begin[threadIdx.x];
// ... compute on scratch values ...
begin[threadIdx.x] = scratch[threadIdx.x];
```


Communicating values between threads

```
scratch[threadIdx.x] = begin[threadIdx.x];
__syncthreads();
int left = scratch[threadIdx.x - 1];
```

- Per-block shared memory is very fast
 - Often just as fast as a register file access
- It is relatively small: On GTX280, the register file is 4x bigger








CUDA: Minimal extensions to C/C++

Declaration specifiers to indicate where things live

```
__global__ void KernelFunc(...); // kernel callable from host
__device__ void DeviceFunc(...); // function callable on device
__device__ int GlobalVar; // variable in device memory
__shared__ int SharedVar; // in per-block shared memory
```

- Extend function invocation syntax for parallel kernel launch KernelFunc<<<500, 128>>>(...); // 500 blocks, 128 threads each
- Special variables for thread identification in kernels dim3 threadIdx; dim3 blockIdx; dim3 blockDim;
- Intrinsics that expose specific operations in kernel code __syncthreads(); // barrier synchronization





CUDA: Features available on GPU

Double and single precision

- Standard mathematical functions
 - □ sinf, powf, atanf, ceil, min, sqrtf, etc.
- Atomic memory operations
 - □ atomicAdd, atomicMin, atomicAnd, atomicCAS, etc.
- These work on both global and shared memory



CUDA: Runtime support

- Explicit memory allocation returns pointers to GPU memory
 - cudaMalloc(), cudaFree()
- Explicit memory copy for host ↔ device, device ↔ device
 - □ cudaMemcpy(), cudaMemcpy2D(), ...
- Texture management
 - □ cudaBindTexture(), cudaBindTextureToArray(), ...
- OpenGL & DirectX interoperability
 - □ cudaGLMapBufferObject(), cudaD3D9MapVertexBuffer(), ...



Mapping CUDA to Nvidia GPUs

- CUDA is designed to be functionally forgiving
 - ☐ First priority: make things work. Second: get performance.
- However, to get good performance, one must understand how CUDA is mapped to Nvidia GPUs
- Threads:
 - □ each thread is a SIMD vector lane
- Warps:
 - □ A SIMD instruction acts on a "warp"
 - ☐ Warp width is 32 elements: **LOGICAL** SIMD width
- Thread blocks:
 - □ Each thread block is scheduled onto a processor
 - □ Peak efficiency requires multiple thread blocks per processor



Mapping CUDA to a GPU, continued


- The GPU is very deeply pipelined
 - □ Throughput machine, trying to hide memory latency
- This means that performance depends on the number of thread blocks which can be allocated on a processor
- Therefore, resource usage costs performance:
 - ☐ More registers => Fewer thread blocks
 - □ More shared memory usage => Fewer thread blocks
 - ☐ In general: More resources => less effective parallelism
- It is often worth trying to reduce register count in order to get more thread blocks to fit on the chip



SIMD & Control Flow


- Nvidia GPU hardware handles control flow divergence and reconvergence
 - ☐ Write scalar thread code, compiler & hardware autovectorize
 - □ One caveat: <u>__syncthreads()</u> can't appear in a divergent path
 - This will cause programs to hang
 - ☐ Good performing code will try to keep the execution convergent within a warp
 - Inter-warp divergence is free modulo instruction cache





Memory, Memory, Memory

■ A many core processor = A device for turning a compute bound problem into a memory bound problem




- Lots of processors, only one socket
- Memory concerns dominate performance tuning



Memory is SIMD too

Virtually all processors have SIMD memory subsystems



- This has two effects:
 - Sparse access wastes bandwidth



2 words used, 8 words loaded: 1/4 effective bandwidth

Unaligned access wastes bandwidth




4 words used, 8 words loaded: ½ effective bandwidth




Coalescing

- Current GPUs don't have cache lines as such, but they do have similar issues with alignment and sparsity
- Nvidia GPUs have a "coalescer", which examines memory requests dynamically and coalesces them into vectors
- To use bandwidth effectively, when threads load, they should:
 - □ Present a set of unit strided loads (dense accesses)
 - □ Keep sets of loads aligned to vector boundaries







Data Structure Padding




- Multidimensional arrays are usually stored as monolithic vectors in memory
- Care should be taken to assure aligned memory accesses for the necessary access pattern








Sparse Matrix Vector Multiply




- Problem: Sparse Matrix Vector Multiplication
- How should we parallelize the computation?
- How should we represent the matrix?
 - □ Can we take advantage of any structure in this matrix?



Diagonal representation




- Since this matrix has nonzeros only on diagonals, let's project the diagonals into vectors
- Sparse representation becomes dense
- Launch a thread per row
- Are we done?




 The straightforward diagonal projection is not aligned

Optimized Diagonal Representation






SoA, AoS



 Different data access patterns may also require transposing data structures



Array of Structs

Structure of Arrays

 The cost of a transpose on the data structure is often much less than the cost of uncoalesced memory accesses





- Image Contour Detection
- Support Vector Machines





Image Contours

- Contours are subjective they depend on personal perspective
- Surprise: Humans agree (more or less)
- J. Malik's group has developed a "ground truth" benchmark



Image




Human Contours




Machine Contours

gPb Algorithm: Current Leader

- global Probability of boundary
- Currently, the most accurate image contour detector
- 3.9 mins per small image (0.15 MP) limits its applicability
 - ~3 billion images on web
 - 10000 computer cluster would take 2 years to find their contours
 - How many new images would there be by then?




gPb Computation Outline




Time breakdown

Computation	Original MATLAB/C++	C + Pthreads (8 threads, 2 sockets)	Damascene (GTX280)
Textons	8.6	1.35	0.152
Gradients	53.8	12.92	0.84
Intervening Contour	6.3	1.21	0.03
Eigensolver	151.0	14.29	0.81
Overall	222 seconds	29.79 seconds	1.8 seconds




Scalability Results




- Scaling behavior with respect to image size is good
- Bimodal distribution due to eigensolver runtime
- Limited by memory size:
 - 1.8 MP image: 4 GB of memory required

- Scalability examined on Nvidia GPUs from 2 to 30 cores
- Algorithm scales well
- Is memory bandwidth & architecture dependent



Accuracy & Summary



 We achieve equivalent accuracy on the BSDS contour detection benchmark

Recall

C + Pthreads port done by Yunsup Lee and Andrew Waterman

SVM Training: Quadratic Programming

Quadratic Program

$$F(\alpha) = \max \sum_{i=1}^{l} \alpha_i - \frac{1}{2} \alpha^T Q \alpha$$

s.t.
$$0 \le \alpha_i \le C$$
, $\forall i \in [1, l]$
 $y^T \alpha = 0$

$$Q_{ij} = y_i y_j \Phi(x_i, x_j)$$

Variables:

 α : Weight for each training point (determines classifier)

Data:

l: number of training points

y: Label (+/- 1) for each training point

x: training points

Example Kernel Functions:

$$\Phi(x_i, x_j) = x_i \cdot x_j$$


$$(x_i, x_j; a, r) = \tanh(ax_i \cdot x_j + r)$$

$$\Phi(x_i, x_j; a, r, d) = (ax_j \cdot x_j + r)^d$$

$$\Phi(x_i, x_j; a, r) = \tanh(ax_i \cdot x_j + r) \quad \Phi(x_i, x_j; \gamma) = \exp\{-\gamma ||x_i - x_j||^2\}$$

SMO Algorithm

- The Sequential Minimal Optimization algorithm (Platt, 1999) is an iterative solution method for the SVM training problem
- At each iteration, it adjusts only 2 of the variables (chosen by heuristic)
 - The optimization step is then a trivial one dimensional problem:



- Computing full kernel matrix Q not required
- Despite name, algorithm can be quite parallel
- Computation is dominated by KKT optimality condition updates


Training Results

Name	#points	#dim
USPS	7291	256
Face	6977	381
Adult	32561	123
Web	49749	300
MNIST	60000	784

561012

54

Forest





- LibSVM running on Intel Core 2 Duo 2.66 GHz
- Our solver running on Nvidia GeForce 8800GTX
- Gaussian kernel used for all experiments
- 9-35x speedup

SVM Classification

To classify a point z, evaluate:

$$\hat{z} = \left\{ b + \sum_{i=1}^{l} y_i \alpha_i \Phi(x_i, z) \right\}$$

- For standard kernels, SVM Classification involves comparing all support vectors and all test vectors with a dot product
- We take advantage of the common situation when one has multiple data points to classify simultaneously
- We cast the dot products as a Matrix-Matrix multiplication, and then use Map Reduce to finish the classification

Classification Results

Classification Time (seconds)



- CPU optimized version achieves 3-30x speedup
- GPU version achieves an additional 5-24x speedup, for a total of 81-138x speedup
- Results identical to serial version



CUDA Summary

- CUDA is a programming model for manycore processors
- It abstracts SIMD, making it easy to use wide SIMD vectors
- It provides good performance on today's GPUs
- In the near future, CUDA-like approaches will map well to many processors & GPUs
- CUDA encourages SIMD friendly, highly scalable algorithm design and implementation