

Computer Sciences

Virtual Musical Instrument Integrated Demo


Michael Anderson, Grey Ballard, Sarah Bird, Gage Eads, Yunsup Lee, Ian Saxton, David Sheffield, Andrew Waterman, David Wessel

ParLab Final Party May 30th 2013



Demo Overview





- Vision-based virtual music instrument
 - Synthesizing audio from hand motions over a drum
- Demonstrates ParLab technology working together:
 - SEJITS
 - Tessellation
 - RISC-V
 - Communication-avoiding algorithms
 - Parallel computer vision
 - Audio graph signal processing



Inspiration: Ed Thigpin Solo Brushes








Optical Flow



- Optical flow computes the apparent motion of each pixel (direction and speed) across two frames of a video
- We solve optical flow using the Horn-Schunck method
- Inner loop is a sparse linear solve with 2 coupled 5-point stencils
- We can solve the linear system using communication-avoiding conjugate gradient (CA-CG)
- We demonstrate two versions:
 - CA-CG in OpenCL (Native GPU code)
 - CG in Three Fingered Jack (SEJITS vectorizing compiler)






Structure of optical flow sparse matrix



Three Fingered Jack






Three Fingered Jack

- Three Fingered Jack is a Python-based SEJITS framework to generate code for dataparallel and many-core CPUs along with generating custom processing engine implementations
 - Parallelism extracted using reordering transforms
- We use TFJ to target SSE on Tessellation and the vector unit on RISC-V Hwacha (UC Berkeley test chip)



Music Synthesis Overview








Music Synthesis Details






Faust Source Code:






Linux with NVIDIA
GPU








- Tessellation on FPGAsimulated RISC-V
- Three Fingered Jack offline assemblycode generation








- EOS14 (RISC-V chip)
- Three Fingered
 Jack offline
 assembly-code
 generation








- Tessellation on x86
- Three Fingered Jack offline source-tosource translation






Linux Configuration












Tessellation on FPGA-simulated RISC-V Configuration














Tessellation on RISC-V Chip











Tessellation on x86 Configuration



