Discussions for Circuit Computational Pattern

We want to separate specification(basic gates/RTL) from implementation(standard cell gates or instructions). The mapping from one to the other is a synthesis/compilation problem. The key difference between compilation to gates from compilation to instructions is that routing/selecting wires is essentially free for gates, but currently extremely expensive for instructions (i.e. you can do ยป128 bit ops per bit insertion/route).

Comments:

Name:

Problem:

Context:

Forces:

Solution:

Invariants:

Example:

Known uses:

Related patterns:

References:

Authors:

 
patterns/circuitcomputationpattern_comments.txt · Last modified: 2009/03/19 12:44 by samw
 
Except where otherwise noted, content on this wiki is licensed under the following license:CC Attribution-Noncommercial-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki